

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

				My
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/783,712	02/20/2004	Orazio Musumeci	851763.448	5607
38106 SEED INTELI	7590 03/26/2007 LECTUAL PROPERTY LA	AW GROUP PLLC	EXAMINER	
701 FIFTH AVENUE, SUITE 5400			PATEL, NIMESH G	
SEATTLE, WA 98104-7092		ART UNIT	PAPER NUMBER	
			2111	
SHORTENED STATUTOR	RY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE	
3 MC	NTHS	03/26/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

	Application No.	Applicant(s)				
	10/783,712	MUSUMECI ET AL.				
Office Action Summary	Examiner	Art Unit				
	Nimesh G. Patel	2111				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
 Responsive to communication(s) filed on <u>08 January 2007</u>. This action is FINAL. 2b) This action is non-final. Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i>, 1935 C.D. 11, 453 O.G. 213. 						
Disposition of Claims		•				
 4) Claim(s) 1,3-5,7,9 and 12-21 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) 1,3-5,7,9 and 12-21 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or election requirement. 						
Application Papers		•				
9) The specification is objected to by the Examiner. 10) The drawing(s) filed on 20 February 2004 is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) of (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal Pa	te				

DETAILED ACTION

Claim Rejections - 35 USC § 103

- The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all 1. obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1, 3-5, 7, 9 and 12-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Catherwood(US 20020194466), in view of Chiu(US 6401154).
- 3. Regarding claim 1, Catherwood discloses a microcontroller device, comprising: a control unit, the control unit having a plurality of logic modules including a processing module for iterative, i.e. repeating, processing procedures; an interrupt managing module for managing program interruptions caused by internal or external events(Figure 1; Paragraph 9); and a set of interruption registers associated with said control unit for storing information regarding interrupts(Figure 1; Paragraph 53) and for requesting arrest of said processing module for iterative, i.e. repeating, processing procedures(Paragraph 57), the set of interruption registers comprises: a register of the served interrupts; a register containing the information regarding which interrupt has interrupted execution of the processing procedure; and a register in which there is stored the state of the module for managing the processing procedure at which said interrupt has occurred(Paragraphs 61-62; Figure 5, 530-560).

Catherwood does not specifically disclose an arbiter module for managing switching of said plurality of modules. However, Chiu discloses an arbiter module for managing switching of plurality of modules(Figure 1, 68). Therefore it would have been obvious to one of ordinary skill in the art to include an arbiter module, as disclosed by Chiu, in the system of Catherwood for arbitrating between the plurality of modules to use a common shared bus.

Application/Control Number: 10/783,712

Art Unit: 2111

4. Regarding claim 3, Catherwood discloses a microcontroller device, wherein the control unit writes said information directly in said interrupt registers and sends a selection signal containing information on the interrupt served (Figure 5; Paragraphs 61-62).

Page 3

- 5. Regarding claim 4, Catherwood discloses a microcontroller device, wherein downstream of the register of the served interrupts and of the register containing the information regarding which interrupt has interrupted execution of the processing procedure, there are provided respective multiplexers driven by said selection signal, and in that the outputs of said multiplexers are sent at input to a logic gate to obtain a return selection signal(Paragraphs 61-62).
- 6. Regarding claim 5, Catherwood and Chiu do not specifically disclose a microcontroller device, wherein said plurality of logic modules comprises finite state machines. However, finite state machines are well known in the art and it would have been obvious to one of ordinary skilled in the art to be able to implement the modules of Catherwood and Chiu in the form of finite state machines.
- Regarding claim 7, Catherwood discloses a method for managing program interrupts in a microcontroller device, which provides for using a module for managing an iterative, i.e. repeating, processing procedure of a control unit belonging to said microcontroller device for iterative, i.e. repeating, processing procedures and provides for managing interrupts by means of an interrupt managing module(Paragraph 9), the method comprising the following operations: upon occurrence of an interrupt in a state of the iterative, i.e. repeating, processing procedure, transferring the control from the module for managing the executive processing procedure to the interrupt managing module(Paragraph 56); storing in interrupt registers the information regarding the interrupt that has occurred(Paragraph 53) by: storing the interrupt has interrupted

Application/Control Number: 10/783,712 Page 4

Art Unit: 2111

execution of the iterative, i.e. repeating, processing procedure in a respective register, storing the state of the module for managing the iterative, i.e. repeating, processing procedure at which the interrupt that has occurred in a further respective procedure(Paragraphs 61-62; Figure 5, 530-560); at the end of the interrupt, transferring control to the interrupt managing module for execution of an instruction of a "return from interrupt" type(Paragraph 57); and evaluating whether the interrupt has occurred on the iterative, i.e. repeating, processing procedure, rather than said processing procedure instruction; and in the negative, restoring the control to the module for managing the processing procedure at the state where the interruption occurred; and in the positive, restoring the control to a module(Paragraphs 61-62; Figure 6B, 740).

Catherwood does not specifically disclose an arbiter module. However, Chiu discloses an arbiter module(Figure 1, 68). Therefore it would have been obvious to one of ordinary skill in the art to include an arbiter module, as disclosed by Chiu, in the system of Catherwood for arbitrating between the plurality of modules to use a common shared bus.

- 8. Regarding claim 9, Catherwood discloses a method, wherein said operations of restoring the control to an arbiter module take place under the control of a return selection signal obtained from the information regarding the interrupt that has occurred stored in the interrupt registers(Paragraphs 61-62).
- 9. Regarding claims 12-21, Catherwood and Chui disclose a microcontroller device and method for operating the microcontroller device since they describe the invention of claims 1-11, which are rejected for the reasoning above.

Response to Arguments

10. Applicant's arguments filed January 8, 2007 have been fully considered but they are not persuasive.

Application/Control Number: 10/783,712

Art Unit: 2111

In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., interrupts managed by an arbiter during normal operation and a separate interrupt management through a processing module, wherein the processing module manages interrupts during iterative procedures) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

- 11. In response to applicant's arguments against the references individually, one cannot show nonobviousness by attacking references individually where the rejections are based on combinations of references. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); *In re Merck & Co.*, 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986).
- 12. In response, to applicant's arguments that Catherwood and Chiu do not disclose a process module for iterative processing procedures, an interrupt managing module for managing programming interruptions caused by internal or external events and an arbiter for managing switching of modules along with set of interruption registers, Examiner respectfully disagrees. Catherwood discloses a process module for iterative processing procedures(Figure 5, 570), an interrupt managing module for managing programming interruptions caused by internal or external events(Figure 5, 580) along with set of interruption registers(Figure 5, 530-560) and Chiu discloses an arbiter for managing switching of modules(Figure 1, 68). Therefore, applicant's arguments are not persuasive.

Conclusion

Page 6

Art Unit: 2111

13. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nimesh G. Patel whose telephone number is 571-272-3640. The examiner can normally be reached on M-F, 8:30-6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rinehart H. Mark can be reached on 571-272-3632. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/783,712

Art Unit: 2111

Page 7

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Nimesh G Patel Examiner Art Unit 2111

Primary Patent Examiner
Technology Center 2100